Parallel Hardware Architectures for the Life Sciences Parallel Hardware Architectures for the Life Sciences

نویسندگان

  • J. T. Fokkema
  • Avi EPSTEIN
  • P. P. Jonker
چکیده

A new type of STEM detector has been developed and tested. This detector consists of 30 rings which are split in quadrants (= 120 channels) and it allows to take further advantage of the image formation principle of STEM: the scattered electrons can be recorded separately according to their scattering angles and eight images can be acquired in parallel. Because of its electron counting capability, this detector is very well suited to analytical and quantitative applications of STEM (e. g. absolute mass determination and Z-contrast). For the implementation of the real-time data acquisition system, an Integer Processing Unit board has been developed. The unit was designed to allow implementation of parallel and pipelined multiprocessor systems. This unit is the basic building block for the fast pipelined and parallel processing system used in the computation of images from the data produced by the 128-channel silicon detector array. Systems consisting of 4, 6 and 16 such Integer Processing units were considered and the performances of these configurations were evaluated. The various channels of the detector can be combined by the real-time hardware in order to obtain images with the detector acceptance angles desired. The minimal time per pixel (t/pixel 4 μs) is approximately as short as in the case of conventional single channel detectors.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. &#10The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...

متن کامل

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...

متن کامل

Parallel Processing in the Engineering Sciences { Methods and Applications

Overview The Dagstuhl seminar was attended by 33 participants from four countries. The intention was to bring together scientists from the elds of Numerical Analysis, Computer Science, Engineering and Natural Sciences, respectively, in order to discuss the state of the art and future developments of parallel processing in the applied sciences. The meeting provided a forum of exchange between th...

متن کامل

Modal masters in improved parallel condensation methods for symmetric eigenvalue problems Astrid Watermann Comparison of parallelization strategies for finite element calculations

Overview The Dagstuhl seminar was attended by 33 participants from four countries. The intention was to bring together scientists from the fields of Numerical Analysis, Computer Science, Engineering and Natural Sciences, respectively, in order to discuss the state of the art and future developments of parallel processing in the applied sciences. The meeting provided a forum of exchange between ...

متن کامل

Decrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL

A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004